QNu Labs 27 Jul 2026
Bangalore · Full-time
FPGASemiconductor Design VerilogSystemVerilogVHDL
QNu Labs 7 Jul 2026
Bangalore · Full-time
Embedded SystemsVLSIFPGA SystemVerilogVHDLLinux
Moschip 24 Jun 2026
ASIC Design · Bangalore, Hyderabad · Full Time
VLSI VerilogRTL DesignVerification
Moschip 18 Jun 2026
ASIC Design · Bangalore, Hyderabad · Full Time
VLSI VerilogRTL DesignVerification
Moschip 18 Jun 2026
ASIC Design · Bangalore, Hyderabad · Full Time
VLSI VerilogRTL DesignVerification
Moschip 16 Jun 2026
ASIC Design · Bangalore, Hyderabad · Full Time
VLSI VerilogRTL DesignVerification
Tessolve 14 May 2026
Digital · Noida, Uttar Pradesh, India, Electronic City, Bengaluru, Karnataka, India, Guindy, Chennai, Tamil Nadu, India, Jubilee Hills, Hyderabad, Telangana, India, ORR, Bengaluru, Karnataka, India, Whitefield, Bengaluru, Karnataka, India · Regular Employee - Probation
Backend EngineeringFrontend EngineeringEmbedded Systems PythonSystemVerilogCAN/LIN
Tessolve 14 May 2026
Digital · Electronic City, Bengaluru, Karnataka, India, Whitefield, Bengaluru, Karnataka, India, Jubilee Hills, Hyderabad, Telangana, India · Regular Employee - Confirmed
Backend EngineeringFrontend EngineeringEmbedded Systems PythonSystemVerilogCAN/LIN
Tessolve 13 May 2026
Digital · Noida, Uttar Pradesh, India, Electronic City, Bengaluru, Karnataka, India, Jubilee Hills, Hyderabad, Telangana, India, ORR, Bengaluru, Karnataka, India · Regular Employee - Probation
Backend EngineeringFrontend EngineeringEmbedded Systems PythonSystemVerilogCAN/LIN
Tessolve 11 May 2026
Digital · Electronic City, Bengaluru, Karnataka, India · Regular Employee - Confirmed
Semiconductor DesignElectrical Engineering PythonSystemVerilogVerification
ideaForge 16 Apr 2026
R&D Electronics · Navi Mumbai · Full Time
Embedded Systems CI/CDEmbedded CARM
Moschip 13 Jan 2026
SES · Bangalore, Hyderabad · Full Time
VLSI CC++Verilog
Moschip 8 Jan 2026
SES · Bangalore, Hyderabad · Full Time
VLSI CC++Verilog
Moschip 8 Jan 2026
SES · Bangalore, Hyderabad · Full Time
VLSI CC++Verilog
Skyroot 7 Jan 2026
Hyderabad, Telangana · Full time
Aerospace Engineering VHDLVerificationFPGA
UNMANND 30 Aug 2025
Bengaluru, Karnataka · Full time
VLSI CC++Verilog
Moschip 29 Aug 2025
ASIC Design · Hyderabad · Full Time
VLSI VerilogRTL DesignVerification
Moschip 12 Nov 2024
Emulation · Hyderabad · Full Time
Semiconductor Design PythonCC++
LeadIC Design Date not provided
Engineering · Hyderabad / Bengaluru · Full Time
Semiconductor Design PythonVerilogSystemVerilog
LeadIC Design Date not provided
Engineering · Hyderabad · Full Time
Semiconductor Design VerilogSystemVerilogVerification
KeenSemi Date not provided
Noida, Bangalore and Hyderabad
FPGA VerilogSystemVerilogVHDL
KeenSemi Date not provided
Noida, Bangalore and Hyderabad
VLSI PythonVerilogRTL Design
Krisemi Design Date not provided
Hyderabad/Bangalore
Semiconductor Design Verification
Innosilica Date not provided
Bangalore, Hyderabad, Noida
Semiconductor Design CC++ARM
Logic Fruit Technologies Date not provided
Gurugram/Bengaluru
FPGA SystemVerilogEmbedded CRTL Design
Suind Date not provided
Production · Bengaluru, Karnataka · Full Time
Aerospace Engineering LinuxVerificationPropulsion
Krisemi Design Date not provided
Bangalore
Semiconductor Design Verification
Mirafra Technologies Date not provided
Semiconductor Design Verification
Tonbo Imaging Date not provided
India
FPGA PythonSystemVerilogCAN/LIN
Logic Fruit Technologies Date not provided
Gurugram/Bengaluru
VLSIFPGA VerilogSystemVerilogVHDL
